

AN IMPROVED BUCK PFC CONVERTER WITH HIGH POWER FACTOR

Kommuri Krishnakanth¹, M.Phani Raju²

¹M.Tech Scholar (PE), ² Professor, Deptt. of EEE

Nalanda Institute of Engg and Tech. (NIET), Siddharth Nagar, Guntur, A.P, (India)

ABSTRACT

In this paper an improved buck power factor correction (PFC) converter technology is implemented. By providing extra parameters like an auxiliary switch and two diodes, in the conventional buck PFC converter the dead zones in ac input current can be vanished. An improved fixed ON-time control is implemented and employed in this proposed buck PFC converter to force it that works in critical conduction mode (CRM) of operation. With finest proper regulating parameters, approximately unity power factor can be attained and the harmonics of the input current can meet the IEC61000-3-2 class C standard within the worldwide input voltage assortment. Furthermore, the reliability of the designed converter is not declined compared to the traditional buck converter. Detailed theoretical research, analysis and optimal design deliberations for the implemented converter are accessible and tested by a 100-W lab made prototype.

Keyterms: Buck Power Factor Correction (PFC), AC-DC, Class C, High Power Factor (PF), High Efficiency.

I. INTRODUCTION

Nowadays, maximum ac/dc power converters are required to adequately reduce the harmonic current to meet the desired IEC61000-3-2 limits. Some different power products such as lighting equipment parameters must maintain the stricter IEC61000-3-2 class C requirements. Power factor correction (PFC) is an efficient technique for generating an almost sinusoidal input current. The boost converter is the effective popular technology for PFC applications because of its essential current shaping capability. Nonetheless, with common input, generally a 400 Vdc output voltage is essential for the boost PFC. The boost PFC cannot accomplish high productivity at low line input due to it works with huge duty cycle in order to maintain high-voltage conversion gain improvement. Therefore, it is hard to enhance the power density of boost PFC converter because of the thermal distress at low line input. The quadratic buck-boost and Sepic converter can accomplish high power factor (PF) and minimize the output voltage stress. However, the voltage ripples of switch in these two methods is much more than that in the boost PFC converter that diminishes the competence and raises the cost.




Fig.1. Proposed Improved Buck PFC Converter

The buck PFC converter has some great benefits. First, the desired output voltage of buck converter is regulated always lesser than the boost converter. Second, the voltage across the main power electronic switch of the buck converter is nearly compressed to the input voltage. Consequently, the buck PFC converter can accomplish relatively high reliability within the common specified given input voltage range and it has produced more and more consideration in the past years.

Conversely, if the buck converter works in hard switching approach, the switching loss particularly at high input will be huge, which declines the quality of the buck converter? The buck dc– dc converter functioning in critical continuous conduction mode (CRM) can diminish the reverse recovery problems in diode and succeed zero voltage switching (ZVS) for the major device switch.

The fixed ON-time (COT) regulation for CRM buck PFC converter is presented, Through COT control, the peak current in the switch is nearly directly proportional to the input voltage, and then high Power Factor can be generated. Conversely, it is still problematic to pass the IEC61000-3-2 situation because of the dead zones in the input current that presents when the input voltage is smaller than desired output V_O . This developed COT control can help increase the PF of the traditional buck PFC converter. But, this improved COT control technique needs careful parameters with proper design. Even so, it is still difficult to maintain the limits forced to IEC61000-3-2 class C Standards at the low line supply voltage.

Actually this paper, an advanced buck PFC converter is implemented, as displayed in Fig. 1. Associated with the traditional buck PFC converter, a supplementary switch and two diodes are additional to the improved buck PFC converter. The suggested converter has two distinct modes of operations in a line period. When the input voltage is larger than the desired output voltage, the implemented converter works in buck mode, which is identical as the traditional buck converter. When the supply voltage is smaller than the required output voltage, the implemented converter works in buck-boost mode.

Therefore, there are no dead zones in the supplied input current. The PF can be enhanced visibly, and then the designed converter can maintain IEC61000-3-2 class C standards simply with sufficient margins. Furthermore, the reliability of the suggested converter is very adjacent to the traditional buck converter. The presented converter is appropriate for the PFC front side of ac/dc converter and the power range from 60 to 300 W is maintained by LED drivers with.

II. PRINCIPLE OF OPERATION

In this section, the suggested converter works in CRM will be examined in detail. To abridge the analysis, the evolutions between the switches and the output diode D_o are neglected. After that, there still happened eight modes operation in a line period.

2.1 Positive Buck-Boost Operation Mode

When the supplied input voltage V_{ac} is in positive half cycle and the amplitude of V_{ac} is lower than V_O , the presented converter works in buck-boost stage. In this mode, switch Q_1 keeps switched OFF and switch Q_2 keeps switching ON. There are two modes when the developed converter functioning under this mode.

Stage1: When switch Q_2 is switched ON, the suggested converter works in stage 1. The corresponding circuit of this stage is exposed in Fig. 2(a). During this mode of operation the inductor L is Store energy by V_{ac} through D_1 and D_6 , and current I_L increases.

Stage 2: When switch $Q2$ is trigger OFF, the presented converter performs in stage 2. The relevant circuit of this stage is given in Fig. 2(b). During this mode of operation the inductor L is released the energy by V_O through D_o , and current I_L decreases.

2.2 Positive Buck Operation Mode

In positive half cycle the supplied input voltage V_{ac} amplitude is larger than desired output V_O , the implemented converter works in buck mode. During this mode, switch $Q2$ maintains OFF condition and switch $Q1$ maintains ON switching. There are two modes of operation for the designed converter under this situation.

Stage 3: When switch $Q1$ is triggered ON, the suggested converter activates and works in stage 3. The corresponding circuit of this mode arrangement is drawn in Fig. 2(c). During this stage the inductor L is situated to charge by $V_{ac}-V_o$ through $D1$ and $D4$, and current I_L increases.

Stage 4: When switch $Q1$ is turns OFF, the proposed converter working in stage 4. The relevant circuit of this stage is similar as that of stage 2, as given in Fig. 2(b). During this mode of operation the inductor L is releases the stored energy by V_O through D_o , and current I_L decreases.




Fig.2. Equivalent Circuits of the Proposed Converter in Eight Stages

When the supplied input voltage V_{ac} is goes to negative half cycle region, therealso performs two modes operation of negative buck operation mode and buck-boost operation mode of the developedconverter.

The negative operation procedures can also be situatedinto four operation stages called as stages 5–8, and the corresponding circuits may comprises in Fig. 2(b), (d), and (e). The negative half cycle working processes of

the advanced control strategy converter are similar to the positive half cycle operation. For our convenience, the negative mode of operation processes is not illustrated in detail here.

An effective COT control is employed for the regulated controlled buck PFC converter to force it that must be operates in CRM, as displayed in Fig. 3. The desired output voltage is identified with a level-shift circuit designed by the resistors $R_{a1} \sim R_{a4}$ and a high-voltage transistor Q_2 .

The given Fig. 3, the control signal V_{ph} is used to regulate the converter either in buck-boost mode or buck-mode is accomplished by comparing the recognized V_{IN} signal V_{IN} with a desired voltage reference $V_{boundary}$. Generally, $V_{boundary}$ is adjusted to sense the output voltage V_O with the equal ratio as that V_{IN} in modulated V_{IN} . V_{ph} is high when V_{IN} is larger than $V_{boundary}$ and is low when V_{IN} is smaller than $V_{boundary}$.

The measured output signal V_{FB} is gives to the signal of negative input to the error amplifier U_f . The error concerning V_{FB} and the desired reference V_{ref} is augmented by the compensations network parameters C_f and a desired error signal V_{comp} is reached.




Fig.3. Schematic of the Proposed Buck PFC Converter with an Improved COT Control

The dc voltage signal $V_{IN,comp}$ employed to control the conduction period i.e. operating period T_{ON} is accomplished from V_{comp} from a control networks. It is designed by switch S_1 and resistors R_1 and R_2 . Switch S_1 is regulated by the control signal V_{ph} . The suggested converter works in buck mode when S_1 is triggered OFF and works in buckboost mode when S_1 is activated ON.

$V_{IN,comp}$ is a step function regulated by V_{ph} , as shown in (1).

$$V'_{comp} = \begin{cases} V_{comp}, & V_{in} > V_o \\ K \cdot V_{comp}, & V_{in} \leq V_o \end{cases} \quad (1)$$

Where k specifies the coefficient equal to $R_1 / (R_1 + R_2)$. Similar to the traditional COT control, a fixed current source I_1 , switch S_2 and capacitor C_1 , are used to produce a saw tooth waveform V_{saw} . When V_{saw} achieved $V_{IN,comp}$, the comparator output U_{c1} is stepped from low level to high level. This level conversion resets the modulating signal from high level to low level region.




Fig.4. Key Waveforms in the Improved COT Control Diagram

The zero-crossing limit of the inductor current I_L is distinguished by the auxiliary winding from inductor L . This inductor current zero-crossing detection technique signal V_{ZCD} can be employed in both buck and buck-boost stages. When the inductor current I_L reaches to zero, the auxiliary winding V_{ZCD} output voltage starts to decreasing and reaches to zero. Once V_{ZCD} falls to zero position, the output of comparator $Uc2$ stepped from low level to high level value. This level evolution sets the modulating signal from low level to high level.

According to the abovementioned explanation, the rising slope of V_{saw} is persistent owing to the fixed current source I_1 accusing during the entire line period. Consequently, the ON-time (T_{ON}) of the switches is identified by $V_{IN,comp}$ correspondingly. Smaller value of k indicates to smaller T_{ON} and smaller peak values of current I_L when the implemented converter is working in buck-boost stage.

As displayed in Figs. 3 and 4, the modulating signals V_{G1} and V_{G2} are regulated by V_{ph} for the different operation modes consecutively.

III. CONCLUSION

The improved buck PFC converter technology implemented in this paper is simple to accomplish as the construction of the topology is simple. To work in CRM, an advanced and improved COT control is presented. Nearly unit PF can be attained and the input current ripples can meet the IEC61000-3-2 class C standard within

the common input voltage range, whereas the reliability is not declined compared to the traditional buck converter.



The main drawback of this suggested topology is that two diodes and a switch are mandatory and the additional switch requires a floating driving point circuit. Conversely, the cost and size enhanced little compared to the complete cost and size.

Detailed theoretical investigation and design attentions of this proposed converter have been accessible and the theoretical examines are proved by a 100-W experimental prototype. Finally, this developed converter is very appropriate for industrial applications.

REFERENCES

- [1] Electromagnetic Compatibility (EMC), Part 3-2: Limits–Limits for Harmonic Current Emissions (Equipment Input Current 16 A Per Phase), International Standard IEC 61000-3-2, 2005, 2013.
- [2] E. L. Huber, B. T. Irving, and M. M. Jovanovic, “Effect of valley switching and switching-frequency limitation on line-current distortions of DCM/CCM boundary boost PFC converters,” IEEE Trans. Power Electron., vol. 24, no. 2, pp. 339–347, Feb. 2009.
- [3] L. Huber, J. Yungtaek, and M. M. Jovanovic, “Performance evaluation of bridgeless PFC boost rectifiers,” IEEE Trans. Power Electron., vol. 23, no. 3, pp. 1381–1390, May 2008.
- [4] Y. Fei, R. Xinbo, Y. Yang, and Y. Zhihong, “Interleaved critical current mode boost PFC converter with coupled inductor,” IEEE Trans. Power Electron., vol. 26, no. 9, pp. 2404–2413, Sep. 2011.
- [5] M. Mahdavi and H. Farzanehfar, “Bridgeless SEPIC PFC rectifier with reduced components and conduction losses,” IEEE Trans. Ind. Electron., vol. 58, no. 9, pp. 4153–4160, Sep. 2011.
- [6] E. H. Ismail, “Bridgeless SEPIC rectifier with unity power factor and reduced conduction losses,” IEEE Trans. Ind. Electron., vol. 56, no. 4, pp. 1147–1157, 2009.

AUTHOR DETAILS

| | |
|---|--|
|  | Kommuri Krishnakanth , pursuing M.Tech (PE) Nalanda Institute of Engineering and Technology (NIET), Siddharth Nagar, Kantepudi(V), Satenepalli(M), Guntur Dist., A.P., India |
|  | M. Phani Raju , working as an Asst. Professor (EEE) at Nalanda Institute of Engineering and Technology (NIET), Siddharth Nagar, Kantepudi(V), Satenepalli(M), Guntur Dist., A.P., India |